
PIC16F7X7
DS30498C-page 50
2004 Microchip Technology Inc.
FIGURE 5-1:
BLOCK DIAGRAM OF
RA0/AN0:RA1/AN1 PINS
FIGURE 5-2:
BLOCK DIAGRAM OF
RA3/AN3/VREF+ PIN
Data
Bus
Q
D
Q
CK
P
N
WR
PORTA
WR
TRISA
Data Latch
TRIS Latch
RD TRISA
RD PORTA
Analog
VSS
VDD
I/O pin
Q
D
Q
CK
Input Mode
D
Q
EN
To Comparator
TTL
Input Buffer
To A/D Module Channel Input
Data
Bus
Q
D
Q
CK
P
N
WR
PORTA
WR
TRISA
Data Latch
TRIS Latch
RD TRISA
RD PORTA
Analog
VSS
VDD
I/O pin
Q
D
Q
CK
Input Mode
D
Q
EN
To Comparator
TTL
Input Buffer
To A/D Module Channel Input
To A/D Module VREF+ Input